## **Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims:**

1. (previously presented) A radio interface for interfacing an analog radio module to a digital module, the interface comprising:

a serial bus processor,

a programmable radio interface processor (RIP) that includes at least one memory-mapped register configured to control data generated by the serial bus processor; and

a plurality of lookup tables which are indexed by data received from the analog radio module, and which are programmed with data so as to compensate for one or more nonlinearities which may be present in the analog radio module, but are not accounted for in the digital module;

wherein the serial bus processor receives data from the plurality of lookup tables, and uses data values retrieved from the lookup tables to generate processed data for controlling the digital module.

## 2. (canceled)

3. (original) The radio interface of claim 1 wherein the RIP includes a finite state machine equipped to access the memory-mapped registers, and wherein the memory-mapped registers are used to control the processed data generated by the serial bus processor.

- 4. (original) The radio interface of claim 3 further including a processor interface for accessing the memory-mapped registers.
- 5. (original) The radio interface of claim 3 further including one or more general-purpose Input/Output (GPIO) registers for accessing the memory-mapped registers.
- 6. (original) The radio interface of claim 1 further comprising a clock, coupled to the RIP, for determining the relative timing of external events, and also for controlling the analog radio module.
- 7. (currently amended) The radio interface of claim 1 wherein the serial bus processor includes an output port <u>is</u> configured to provide <u>control</u> at least one of IBus, PBus [[and/]] or RBus.

8. (original) The radio interface of claim 1 wherein the RIP translates

high-level commands received from the digital module, specifying at least one of

gain settings and power measurements, into low-level commands which are sent to

the analog radio module, thereby eliminating generation of analog-specific

command sequences in the digital module.

9. (original) The radio interface of claim 1 wherein the RIP accesses

controlling software that is programmed according to one or more specific electronic

characteristics of a given analog radio module.

10. (original) The radio interface of claim 1 wherein the nonlinearities

include at least one of AGC (automatic gain control) line voltage as a function of

gain, and power level control voltage as a function of power output, whereby the

digital module need not be modified to work with the specific characteristics of a

given analog radio module.

11. (original) The radio interface of claim 1 wherein the digital module

is a time-division-duplex, user-equipment, application-specific-integrated-circuit

(TDD UE ASIC), thereby permitting the TDD UE ASIC to be utilized in conjunction

- 4 -

with any of a plurality of analog radio modules without redesigning the analog radio

module or the ASIC.

12. (currently amended) A method for interfacing an analog radio

module to a digital module in a system that comprises (i) a serial bus processor, (ii)

a programmable radio interface processor (RIP) that includes one or more memory-

mapped registers coupled to the serial bus processor, and (ii) a plurality of lookup

tables; the method comprising the steps of:

programming the plurality of lookup tables with data so as to compensate for

one or more nonlinearities which may be present in the analog radio module, but

are not accounted for in the digital module;

indexing the plurality of lookup tables using data received from the analog

radio module;

the serial bus processor receiving data from the plurality of lookup tables,

and

the serial bus processor using data values retrieved from the lookup tables to

generate processed data for controlling the digital module; and

controlling the processed data using the memory mapped registers.

13. (canceled)

- 5 -

14. (currently amended) The method of claim 12 further including-the steps of-providing the RIP with a finite state machine equipped to access the memory-mapped registers, and using the memory-mapped registers to control the

processed data generated by the serial bus processor.

15. (currently amended) The method of claim 14 further including-the step of accessing the memory-mapped registers using a processor interface.

16. (currently amended) The method of claim 14 further including the

step of using one or more general-purpose Input/Output (GPIO) registers for

accessing the memory-mapped registers.

17. (currently amended) The method of claim 12 further including the

step of using a clock, coupled to the RIP, for determining the relative timing of

external events, and also for controlling the analog radio module.

18. (currently amended) The method of claim 12 further including the

step of providing wherein the serial bus processor with an output port is configured

to provide control at least one of IBus, PBus [[and/]]or RBus.

- 6 -

19. (currently amended) The method of claim 12 further including the

steps of the RIP translating high-level commands received from the digital module,

which specify at least one of gain settings and power measurements, into low-level

commands, and sending the translated low-level commands to the analog radio

module, thereby eliminating generation of analog-specific command sequences in

the digital module.

20. (currently amended) The method of claim 12 further including the

step of the RIP executing controlling software that is programmed according to one

or more specific electronic characteristics of a given analog radio module.

21. The method of claim 12 wherein the nonlinearities (original)

include at least one of AGC (automatic gain control) line voltage as a function of

gain, and power level control voltage as a function of power output, whereby the

digital module need not be modified to work with the specific characteristics of a

given analog radio module.

22. (original) The method of claim 12 wherein the digital module is a

time- division-duplex, user-equipment, application-specific-integrated-circuit (TDD)

UE ASIC), thereby permitting the TDD UE ASIC to be utilized in conjunction with

- 7 -

Applicant: Stufflet et al.

**Application No.:** 10/668,582

any of a plurality of analog radio modules without redesigning the analog radio

module or the ASIC.

23. (previously presented) A radio interface for interfacing between an

analog radio module and a digital module, the interface comprising:

a serial bus processor,

a programmable radio interface processor (RIP); and

a plurality of lookup tables indexed by data received from the analog radio

module wherein data values retrieved from the lookup tables may be used to

generate processed data for controlling the digital module and the RIP includes at

least one memory-mapped register coupled to the serial bus processor.

24. (canceled)

25. The radio interface of claim 23 wherein the plurality of (original)

lookup tables are programmed with data so as to compensate for one or more

nonlinearities which may be present in the analog radio module, but are not

accounted for in the digital module.

- 8 -

- 26. (original) The radio interface of claim 23 wherein the serial bus processor receives data from the plurality of lookup tables, and uses data values retrieved from the lookup tables to generate processed data for controlling the digital module.
- 27. (currently amended) The radio interface of claim <u>23</u>[[24]] wherein the memory-mapped registers are used to control the processed data generated by the serial bus processor.
- 28. (original) The radio interface of claim 23 wherein the RIP includes a finite state machine equipped to access memory-mapped registers, and wherein the memory-mapped registers are used to control the processed data generated by the serial bus processor.
- 29. (original) The radio interface of claim 28 further including a processor interface for accessing the memory-mapped registers.
- 30. (original) The radio interface of claim 28 further including one or more general-purpose Input/Output (GPIO) registers for accessing the memory-mapped registers.

31. (original) The radio interface of claim 23 further comprising a clock,

coupled to the RIP, for determining the relative timing of external events, and also

for controlling the analog radio module.

32. (currently amended) The radio interface of claim 23 wherein the

serial bus processor includes an output port is configured to provide control at least

one of IBus, PBus [[and/]]or RBus.

33. (original) The radio interface of claim 23 wherein the RIP translates

high-level commands received from the digital module, specifying at least one of

gain settings and power measurements, into low-level commands which are sent to

the analog radio module, thereby eliminating generation of analog-specific

command sequences in the digital module.

34. (original) The radio interface of claim 23 wherein the RIP accesses

controlling software that is programmed according to one or more specific electronic

characteristics of a given analog radio module.

35. (original) The radio interface of claim 23 wherein the nonlinearities

include at least one of AGC (automatic gain control) line voltage as a function of

Applicant: Stufflet et al.

**Application No.:** 10/668,582

gain, and power level control voltage as a function of power output, whereby the

digital module need not be modified to work with the specific characteristics of a

given analog radio module.

36. (original) The radio interface of claim 23 wherein the digital module

is a time- division-duplex, user-equipment, application-specific-integrated-circuit

(TDD UE ASIC), thereby permitting the TDD UE ASIC to be utilized in conjunction

with any of a plurality of analog radio modules without redesigning the analog radio

module or the ASIC.